The semiconductor industry has been developing the technologies and has been extended Moore's Law over 40 years [1, 2] . According to Rayleigh's equation, shorter exposure wavelength and higher numerical aperture caused the higher resolution of lithography process [3] . When the exposure wavelength reached 193nm and the NA went up to 1.35 with water immersion ArF lithography, the improvement of exposure wavelength and NA came to a temporary standstill. Further improvement of resolution was achieved with double patterning techniques, e.g. self aligned Double Patterning [4] for 3x nm and 2x nm. Further size reduction requires triple or quadruple patterning, and it causes huge increase of CoO and the difficulty of overlay [5] Extreme ultraviolet (EUV) lithography has been the favorite candidate of successor of immersion ArF [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] . Although EUV system is more expensive than the other traditional single patterning lithography systems and the development is relatively slower than other past exposure tool, EUV lithography is still the first candidate for next generation lithography.
However, the delay of EUV lithography caused other lithography candidates, i.e., multi patterning, nanoimprint, mask less lithography, and DSA. DSA appeared at ITRS road map in 2009 as lithography technology candidate for 16nm generation. The situation was the same at ITRS road map in 2011 [25] . A lot of work has been reported about DSA materials as sub-20nm or even sub-10nm patterning materials. DSA is expected not only as the resist materials but also as the resist support material [26] [27] [28] [29] [30] [31] [32] [33] [34] . Application of DSA materials may extend immersion ArF and support the rise of EUV.
In this paper we explain the detail of a blend type DSA process. The employment of DSA materials for hole pattern enable us to obtain sub-35nm hole or even sub 20nm hole.
CLEAN TRACK LITHIUS i (TEL) or CLEAN TRACK ACT12 (TEL) was used for the DSA / photoresist / SiARC / SOC coating, bake and development processes. Exposure was carried out with an ASML XT1900i (NA=1.35) or NIKON S610 (NA=1.30). CD measurement and observation of top-down profile for each wafer was performed using the CD-SEM: CG-4000 (Hitachi High-Tech.). Cross-section profile was observed by X-SEM S4800 (Hitachi High-Tech).
℃ ℃ ℃ ℃ demonstrate the dense hole shrink process with blend DSA, 56nmH110nmP was used as guide pattern. Figure 2 shows top-down SEM images of pre-DSA and post-DSA pattern. Treatment of organic/inorganic blend DSA, DS060X, shrunk the 56nmH to 33nmH, and the shrink amount was 23nm. No missing hole was observed on the top-down SEM measurement. DSA shrink often causes the scum at the bottom of hole pattern, however, DS060X did not cause such residue on the bottom of hole. Guide pattern After DSA
CD=56nm CD=33nm
was coated on resist guide pattern, consecutively the stacked film was annealed at 160 ℃ /60s to give polymer phase separation of polymer blend. One of the separated polymers was developed by diisoamyl ether. Treatment of DS061X gave 18nmH80nmP hole pattern.
